High-Speed Interface Testing

نویسندگان

  • Masato Suzuki
  • R. Shimizu
  • N. Naka
  • K. Nakamura
چکیده

1.Problem of High-Speed Interface Macro Testing Because the function of the chip is guaranteed, the high-speed function test is important. Moreover, it is an important issue in LSI test how cheaply to do this test. The high-speed function test in an internal logical circuit can be tested by using BIST methodology and the output clock of PLL with a low-speed and low-cost ATE. However, the high-speed function test to the Interface macro should do the interface at high speed between the Interface cell and the ATE. Therefore, a high-speed ATE is needed for this. This ATE is very expensive, and enlarges the test cost of the product which builds in this macro. It is a issue of the semiconductor vender who offers the product with High-Speed Interface to reduce the test-cost of this without lowering the quality of the product.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A preconditioned solver for sharp resolution of multiphase flows at all Mach numbers

A preconditioned five-equation two-phase model coupled with an interface sharpening technique is introduced for simulation of a wide range of multiphase flows with both high and low Mach regimes. Harten-Lax-van Leer-Contact (HLLC) Riemann solver is implemented for solving the discretized equations while tangent of hyperbola for interface capturing (THINC) interface sharpening method is applied ...

متن کامل

Testing High-Speed SoCs Using Low-Speed ATEs

We present a test methodology to allow testing high-speed circuits with low-speed ATEs. The basic strategy is adding an interface circuit to partially supply test data, coordinate sending the test patterns and collecting the signatures. An ILP formulation is presented to globally optimize such coordination in terms of the overall test time and the hardware cost.

متن کامل

Testing High-Speed Protocol Based RambusTM DRAMs

Testing new high-speed protocol based memories such as Direct RDRAMTM offers new opportunities for memory manufacturers and test engineers to re-optimize their test strategies. Identifying the critical circuit parameters, and selecting the proper equipment and test fixtures for their measurement, is crucial to achieving maximum throughput, yield and performance of the finished products. This pa...

متن کامل

Testing PSRR with High-Frequency Ripple

This white paper discusses a method for driving high-frequency sinusoidal ripple over capacitive loads for power supply rejection ratio (PSRR) testing, an important performance parameter for many electronic systems such as RF and wireless systems, power management systems, data converters, clocking systems, and high-speed serial interface systems. PSRR measures how well a circuit rejects ripple...

متن کامل

Innovative Methodology High-speed dynamic-clamp interface

Yang Y, Adowski T, Ramamurthy B, Neef A, Xu-Friedman MA. High-speed dynamic-clamp interface. J Neurophysiol 113: 2713–2720, 2015. First published January 28, 2015; doi:10.1152/jn.00543.2014.—The dynamic-clamp technique is highly useful for mimicking synaptic or voltage-gated conductances. However, its use remains rare in part because there are few systems, and they can be expensive and difficul...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001